

WHAT IS CLAIMED IS:

1 1. A method for detecting a defect in a computing system including one
2 or more central processing units (CPUs) and a system memory configurable to de-allocate
3 defective portions thereof, the method comprising:

4 loading a test program code into an area of the system memory to be tested,
5 the test program code having a plurality of instructions configured to detect one or more
6 defects in the system memory;

7 fetching an instruction of the test program code from the system memory;
8 executing the fetched instruction within a CPU; and
9 determining whether the executed instruction yields a test result in
10 conformance with an expected result.

1 2. The method of claim 1, further comprising reporting the test result.

1 3. The method of claim 1, further comprising:
2 de-allocating a portion of the system memory upon determining that the
3 portion is defective; and
4 removing a CPU upon determining that the CPU is defective.

1 4. The method of claim 1, wherein loading the test program code further
2 comprises:
3 determining the area of the system memory to be tested;
4 generating the test program code designed to detect the one or more defects;
5 and
6 simulating execution of the test program code to generate the expected result.

1 5. The method of claim 1, wherein loading the test program code further
2 comprises:
3 switching at least one CPU to protect mode;
4 changing a segment limit of the at least one CPU; and
5 switching the at least one CPU to big real mode.

1 6. The method of claim 1, further comprising:
2 before executing the fetched instruction,

installing an exception handler to branch a flow of CPU program control upon detection of a defect;
disabling the interrupts to prevent interruption in the execution of the test program code;
after executing the instruction,
enabling the interrupts; and
removing the exception handler.

7. The method of claim 1, wherein the expected result includes one or more metrics.

8. The method of claim 7, wherein determining whether the executed instruction yields a test result in conformance with the expected result further comprises comparing the test result against at least one metric.

9. The method of claim 8, wherein the at least one metric is a numerical result.

10. The method of claim 8, wherein the at least one metric is a number of CPU clock cycles.

11. The method of claim 8, wherein the at least one metric is a number of seconds or a fraction thereof representing an execution run time.

12. An apparatus for use by a computer user for detecting a defect in a computing system including one or more central processing units (CPUs) and a system memory configurable to de-allocate defective portions thereof, wherein the computing system includes a diagnostic application program and a test program code for testing the one or more CPUs and the system memory, the apparatus comprising:

at least one instruction designed to load the test program code into the system memory;

at least one instruction designed to initiate execution of the test program code, wherein at least one instruction of the test program code includes one or more specific instructions designed to detect the defect; and

at least one instruction designed to determine whether an executed test program code yields a test result in conformance with an expected result.

1 13. An apparatus of claim 12, further including:
2 at least one instruction designed to de-allocate a portion of the system memory
3 upon determining that the portion is defective; and
4 at least one instruction designed to remove a CPU upon determining that the
5 CPU is defective.

1 14. An apparatus of claim 12, further comprising at least one instruction to
2 report whether the CPUs and the system memory are defective based upon the test result.

1 15. An apparatus for use by a computer user for detecting a defect in a
2 computing system including one or more central processing units (CPUs) and a system
3 memory configurable to de-allocate defective portions thereof, wherein at least one CPU
4 includes a code cache and a data cache, the computing system configured to fetch an
5 instruction of a test program code from the system memory for testing the one or more CPU
6 and the system memory, the apparatus comprising:

7 means for detecting a first defect related to a first corrupted portion of the
8 fetched instruction, where the first corrupt portion represents data; and

9 means for detecting a second defect related to a second corrupted portion of
10 the fetched instruction, where the second corrupt portion represents code.

1 16. An apparatus of claim 15, further comprising:

2 means for removing a defective CPU from the computer system, if so
3 detected; and

4 means for removing a defective portion of system memory from the computer
5 system, if so detected.

1 17. An apparatus of claim 15, further comprising:

2 means for reporting whether the CPU and the system memory are defective to
3 the computer user.

1 18. An apparatus of claim 15, wherein the first defect is due to a defective
2 data access path.

1 19. An apparatus of claim 15, wherein the second defect is due to a
2 defective code access path.

1 20. A computer software product for detecting a defect in a computing
2 system including one or more central processing units (CPUs) and a system memory
3 configurable to de-allocate defective portions thereof, the computer software product includes
4 a medium readable by a CPU, the medium having stored thereon:

5 a first sequence of instructions which, when executed by the CPU, causes the
6 CPU to load a test program code into an area of the system memory; and

7 a second sequence of instructions which, when executed by the CPU, causes
8 the CPU to indicate the presence of the defect related to a code portion of a fetched
9 instruction of the test program code; and

10 a third sequence of instructions which, when executed by the CPU, causes the
11 CPU to indicate the presence of the defect related to a data portion of the fetched instruction
12 of the test program code.

1 21. The computer software product of claim 20, further comprising:
2 a fourth sequence of instructions which, when executed by the CPU, causes at
3 least one of the CPUs to be removed from the computer system; and

4 a fifth sequence of instructions which, when executed by the CPU, causes at
5 least one portion of the system memory to be removed from the computer system.

1 22. A computer-readable medium having stored thereon instructions which
2 when executed by a CPU, cause the CPU to perform steps of:

3 loading a test program code into an area of a system memory, the test program
4 code having a plurality of instructions configured to detect one or more defects in the system
5 memory;

6 fetching an instruction of the test program code from the system memory;
7 executing the fetched instruction within a CPU; and
8 determining whether the executed instruction yields a test result in
9 conformance with an expected result,

10 wherein a nonconforming test result indicates the presence of the defect in the
11 system memory.

1 23. A system for testing a computer system having a central processing
2 unit (CPU) and a system memory, comprising:

3 a test program code loadable into an area of the system memory, wherein the
4 test program code includes at least one instruction having a code portion and a data portion;
5 and
6 at least one instruction designed to cause the CPU to execute the test program
7 code from the area of the system memory;
8 wherein when the CPU executes the test program code from the area of the
9 system memory, the code portion is designed to test a code access path within the CPU and
10 the data portion is designed to test a data access path within the CPU.